FORM PTO-1449 (MODIFIED)

LIST OF PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT



Applicant(s): W. Rhee et al.

Docket No.: YOR920030258US1

Serial No.: 10/697,751

Filing Date: October 30, 2003

Group: 2816

			U.S. PATENT DOCU	MENTS	
EXAMINI Initial	ER DOCUMENT NO.	DATE	NAME	CLASS/SUBCLASS	FILING DATE IF APPROPRIATE
				<u> </u>	
		FC	REIGN PATENT DO	CUMENTS	
EXAMINI INITIAL	ER <u>DOCUMENT NO.</u>	DATE	COUNTRY	CLASS/SUBCLASS	TRANSLATION YES NO
EXAMINI INITIAL		HOR, TITLE, DATE	OTHER DOCUME	ENTS	
1. S. Lee et al., "A 5 Gb/s 0.25 μm CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit," ISSCC, Session 15, Gigabit Communications, pp. 463-465, February 2002.					
<u>Un</u>	2. J. Savoj et al., "A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector," IEEE Journal of Solid-State Circuits, Vol. 36, No. 5, pp. 761-767, May 2001.				
1	3. W. Rhee, "A Lopp. II-85-II-88, Ma	ow Power, W sy 1998.	ide Linear-Range CMOS	S Voltage-Controlled Oscillator,"	Proc. of IEEE,

Examiner

Date Considered

15/29/2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.